IN THE CLAIMS:

Claims 1, 5, 6, 8, 11, 12, 17, 19, 22, 23, 28, 30, 33, 34, 38, 40-42, 45, 46, 51-53, and 56 are amended herein. Claims 7, 18, and 29 are cancelled. All pending claims and their present status are produced below.

- 1 1. (Currently Amended) A method comprising:
- 2 executing two separate instructions in a programmable processor, comprising:
- executing a first instruction in [[a]]the programmable processor to set a
- 4 rounding mode; and
- 5 executing a second instruction within the programmable processor to
- 6 generate an integer result rounded according to the rounding mode, wherein the second
- 7 instruction does not designate the rounding mode.
- 1 2. (Original) The method of claim 1, wherein executing the second instruction
- 2 comprises executing an instruction that performs a rounded averaging operation.
- 1 3. (Original) The method of claim 1, wherein executing the second instruction
- 2 comprises executing an instruction that performs a non-saturating, fixed-point fractional
- 3 multiplication operation with rounding.
- 4. (Original) The method of claim 1, wherein executing the second instruction
- 2 comprises executing an instruction that performs a right-shift operation with rounding.
- 1 5. (Currently Amended) The method of claim 1, wherein executing the first
- 2 instruction comprises executing an instruction that sets a rounding mode selected from a
- 3 group of rounding modes comprising:
- 4 rounding toward negative infinity;
- 5 rounding toward infinity;
- 6 rounding toward zero;
- 7 rounding away from zero;

8		rounding to a nearest integer, with a value of one-half being rounded
9	towa	rd toward negative infinity;
10		rounding to a nearest integer, with a value of one-half being rounded
11	towa	rd toward infinity;
12		rounding to a nearest integer, with a value of one-half being rounded
13	towa	rd toward zero; and
14		rounding to a nearest integer, with a value of one-half being rounded away from
15	zero.	
1	6.	(Currently Amended) A method comprising:
2		executing a first instruction to set a rounding mode;
3		performing an operation within a programmable processor to produce a result_
4	accor	ding to a second instruction, wherein the second instruction does not designate the
5 .	rounding mode;	
6		adding a rounding term to the result to obtain an intermediate result, the rounding
7	term	determined at least in part as a function of [[a]]the rounding mode[[,]] and a shift
8	amou	int , and a sign of the result of the operation ; and
9		right-shifting the intermediate result by the shift amount.
1	7.	(Canceled)
1	8.	(Currently Amended) The method of claim [[7]]6, wherein executing the first
2	instruction comprises executing an instruction that sets a rounding mode selected from	
3	the g	roup of rounding modes comprising:
4		rounding toward toward negative infinity;
5		rounding toward infinity;
6		rounding toward zero;
7		rounding away from zero;
8		rounding to a nearest integer, with a value of one-half being rounded toward
9	negat	ive infinity;
10		rounding to a nearest integer, with a value of one-half being rounded toward

infinity;

11

- rounding to a nearest integer, with a value of one-half being rounded toward zero;
- 13 and
- rounding to a nearest integer, with a value of one-half being rounded away from
- 15 zero.
- 9. (Original) The method of claim 6, wherein the operation is a rounded averaging
- 2 operation of two or four unsigned byte vectors.
- 1 10. (Original) The method of claim 6, wherein the operation is a non-saturating
- 2 fixed-point fractional multiplication operation with rounding of a set of vector operands
- 3 selected from signed half-word vectors, unsigned half-word vectors, signed word vectors
- 4 and unsigned word vectors.
- 1 11. (Currently Amended) The method of claim [[6]]1, wherein the operation is second
- 2 <u>instruction includes</u> an arithmetic right-shift operation on a vector operand by an
- 3 immediate shift amount with rounding, and wherein the vector operand comprises a
- 4 signed byte vector, an unsigned byte vector, a signed double word or an unsigned double
- 5 word.
- 1 12. (Currently Amended) A method of compiling a processor-readable software
- 2 program comprising parsing [[the]]a software program to produce instructions executable
- by a programmable processor, wherein the instructions include two separate instructions,
- 4 <u>comprising</u> a first instruction that sets a rounding mode, and a second instruction that
- 5 performs an arithmetic operation yielding an integer result rounded according to the
- 6 rounding mode, wherein the second instruction does not designate the rounding mode.
- 1 13. (Original) The method of claim 12, wherein the second instruction performs a
- 2 rounded averaging operation.
- 1 14. (Original) The method of claim 12, wherein the second instruction performs a
- 2 non-saturating fixed-point fractional multiplication operation with rounding.
- 1 15. (Original) The method of claim 12, wherein the second instruction performs a
- 2 right-shift operation with rounding.

- 16. (Original) The method of claim 12, wherein the first instruction sets a rounding 1 2 mode selected from the group of rounding modes comprising: 3 rounding toward negative infinity; rounding toward infinity; 4 rounding toward zero; 5 rounding away from zero; 6. rounding to a nearest integer, with a value of one-half being rounded toward 7 negative infinity; 8 rounding to a nearest integer, with a value of one-half being rounded toward 9 infinity; 10 rounding to a nearest integer, with a value of one-half being rounded toward zero; - 11 and 12 rounding to a nearest integer, with a value of one-half being rounded away from 13 14 zero. (Currently Amended) A method of compiling a processor-readable software 1 17. program comprising parsing [[the]]a software program to produce instructions executable 2 by a programmable processor, wherein the instructions cause the programmable 3 processor to: 4 execute a first instruction to set a rounding mode; 5 perform an arithmetic operation according to a second instruction, wherein the 6 7 second instruction does not designate the rounding mode; add a rounding term to a result of the arithmetic operation to obtain an 8 intermediate result, the rounding term determined at least in part as a function of [[a]]the 9 10 rounding mode[[,]] and a shift amount, and a sign of the result of the arithmetic operation;
 - 1 18. (Canceled)

and

11

12

right-shift the intermediate result by the shift amount.

- 1 19. (Currently Amended) The method of claim [[18]]17, wherein executing the first
- 2 instruction comprises executing an instruction that sets a rounding mode selected from
- the group of rounding modes comprising:
- 4 rounding toward negative infinity;
- 5 rounding toward infinity;
- 6 rounding toward zero;
- 7 rounding away from zero;
- 8 rounding to a nearest integer, with a value of one-half being rounded toward
- 9 negative infinity;
- rounding to a nearest integer, with a value of one-half being rounded toward
- 11 infinity;
- rounding to a nearest integer, with a value of one-half being rounded toward zero;
- 13 and
- rounding to a nearest integer, with a value of one-half being rounded away from
- 15 zero.
- 1 20. (Original) The method of claim 17, wherein the arithmetic operation is a rounded
- 2 averaging operation of two or four unsigned byte vectors.
- 1 21. (Original) The method of claim 17, wherein the arithmetic operation is a non-
- 2 saturating fixed-point fractional multiplication operation with rounding of a set of vector
- 3 operands selected from signed half-word vectors, unsigned half-word vectors, signed
- 4 word vectors and unsigned word vectors.
- 1 22. (Currently Amended) The method of claim [[17]]12, wherein the arithmetic
- 2 operation is an arithmetic right-shift operation on a vector operand by an immediate shift
- amount with rounding, wherein the vector operand comprises a signed byte vector, an
- 4 unsigned byte vector, a signed double word or an unsigned double word.
- 1 23. (Currently Amended) A processor-readable medium having processor-executable
- 2 instructions for:
- 3 executing two separate instructions in a programmable processor, comprising:

- executing a first instruction in [[a]]the programmable processor to set a rounding
- 5 mode; and
- 6 executing a second instruction within the programmable processor to generate an
- 7 integer result rounded according to the rounding mode, wherein the second instruction
- 8 does not designate the rounding mode.
- 1 24. (Original) The processor-readable medium of claim 23, wherein executing the
- 2 second instruction comprises executing an instruction that performs a rounded averaging
- 3 operation.
- 1 25. (Original) The processor-readable medium of claim 23, wherein executing the
- 2 second instruction comprises executing an instruction that performs a non-saturating
- 3 fixed-point fractional multiplication operation with rounding.
- 1 26. (Original) The processor-readable medium of claim 23, wherein executing the
- 2 second instruction comprises executing an instruction that performs a right-shift
- 3 operation with rounding.
- 1 27. (Original) The processor-readable medium of claim 23, wherein executing the
- 2 first instruction comprises executing an instruction that sets a rounding mode selected
- 3 from the group of rounding modes comprising:
- 4 rounding toward negative infinity;
- 5 rounding toward infinity;
- 6 rounding toward zero;
- 7 rounding away from zero;
- 8 rounding to a nearest integer, with a value of one-half being rounded toward
- 9 negative infinity;
- rounding to a nearest integer, with a value of one-half being rounded toward
- 11 infinity;
- rounding to a nearest integer, with a value of one-half being rounded toward zero;
- 13 and
- rounding to a nearest integer, with a value of one-half being rounded away from
- 15 zero.

- 1 28. (Currently Amended) A processor-readable medium having processor-executable
- 2 instructions for:
- 3 <u>executing a first instruction to set a rounding mode;</u>
- 4 performing an arithmetic operation according to a second instruction, wherein the
- 5 second instruction does not designate the rounding mode;
- adding a rounding term to a result of the arithmetic operation to obtain an
- 7 intermediate result, the rounding term determined at least in part as a function of [[a]]the
- 8 rounding mode[[,]]and a shift amount, and a sign of the result of the arithmetic operation;
- 9 and
- right-shifting the intermediate result by the shift amount.
- 1 29. (Canceled)
- 1 30. (Currently Amended) The processor-readable medium of claim [[29]]28, wherein
- 2 executing the first instruction comprises executing an instruction that sets a rounding
- 3 mode selected from the group of rounding modes comprising:
- 4 rounding toward negative infinity;
- 5 rounding toward infinity;
- 6 rounding toward zero;
- 7 rounding away from zero;
- 8 rounding to a nearest integer, with a value of one-half being rounded toward
- 9 negative infinity;
- rounding to a nearest integer, with a value of one-half being rounded toward
- 11 infinity;
- rounding to a nearest integer, with a value of one-half being rounded toward zero;
- 13 and
- rounding to a nearest integer, with a value of one-half being rounded away from
- 15 zero.
- 1 31. (Original) The processor-readable medium of claim 28, wherein the arithmetic
- 2 operation is a rounded averaging operation of two or four unsigned byte vectors.

- 1 32. (Original) The processor-readable medium of claim 28, wherein the arithmetic
- 2 operation is a non-saturating fixed-point fractional multiplication operation with rounding
- of a set of vector operands selected from signed half-word vectors, unsigned half-word
- 4 vectors, signed word vectors and unsigned word vectors.
- 1 33. (Currently Amended) The processor-readable medium of claim [[28]]23, wherein
- 2 the arithmetic operation is second instruction includes an arithmetic right-shift operation
- on a vector operand by an immediate shift amount with rounding, wherein the vector
- 4 operand comprises a signed byte vector, an unsigned byte vector, a signed double word or
- 5 an unsigned double word.
- 1 34. (Currently Amended) A processor, comprising:
- a control register to store a rounding mode of a first instruction;
- a functional unit; and
- a control unit to direct the functional unit to perform an arithmetic function
- according to the rounding mode in response to a second instruction, wherein the second
- 6 <u>instruction does not designate the rounding mode</u>.
- 1 35. (Original) The processor of claim 34, wherein the second instruction comprises a
- 2 rounded averaging operation.
- 1 36. (Original) The processor of claim 34, wherein the second instruction comprises a
- 2 non-saturating fixed-point fractional multiplication operation with rounding.
- 1 37. (Original) The processor of claim 34, wherein the second instruction comprises a
- 2 right-shift operation with rounding.
- 1 38. (Currently Amended) The processor of claim 34, further comprising:
- a fetch unit configured to receive an instruction from an instruction stream;
- a decode unit configured to decode the received instruction; and
- 4 a register file coupled to the plurality of functional units and configured to store
- 5 anthe integer result.

1	39. (Original) The processor of claim 34, wherein the first instruction sets a rounding		
2	mode selected from the group of rounding modes comprising:		
3	rounding toward negative infinity;		
4	rounding toward infinity;		
5	rounding toward zero;		
6	rounding away from zero;		
7	rounding to a nearest integer, with a value of one-half being rounded toward		
8	negative infinity;		
9	rounding to a nearest integer, with a value of one-half being rounded toward		
10	infinity;		
11	rounding to a nearest integer, with a value of one-half being rounded toward zero;		
12	and		
13	rounding to a nearest integer, with a value of one-half being rounded away from		
14	zero.		
1	40. (Currently Amended) A processor, comprising:		
2	a control unit comprising a control register configured to store a representation of		
3	a selected rounding mode designated by a first instruction;		
4	at least one functional unit coupled to the control register;		
5	a fetch unit configured to receive a[[n]]second instruction from an instruction		
6	stream;		
7	a decode unit configured to decode the received second instruction; and		
8	a register file coupled to the plurality of functional units,		
9	the control unit configured to		
10	perform an arithmetic operation according to the second instruction,		
11	wherein the second instruction does not designate the rounding mode,		
12	add a rounding term to a result of the arithmetic operation to obtain an		
13	intermediate result, the rounding term determined at least in part as a function of the		
14	selected rounding mode[[,]]and a shift amount, and a sign of the result of the arithmetic		
15	operation,		

- right-shift the intermediate result by the shift amount to generate a rounded result, and
- store the rounded result in the register file.
- 1 41. (Currently Amended) The processor of claim 40, wherein the control unit is
- further configured to execute [[an]]the first instruction [[that]]to set[[s]] the rounding
- 3 mode.
- 1 42. (Currently Amended) The processor of claim 41, wherein the <u>first</u> instruction sets
- 2 a rounding mode selected from the group of rounding modes comprising:
- 3 rounding toward negative infinity;
- 4 rounding toward infinity;
- 5 rounding toward zero;
- 6 rounding away from zero;
- 7 rounding to a nearest integer, with a value of one-half being rounded toward
- 8 negative infinity;
- 9 rounding to a nearest integer, with a value of one-half being rounded toward
- 10 infinity;
- rounding to a nearest integer, with a value of one-half being rounded toward zero;
- 12 and
- rounding to a nearest integer, with a value of one-half being rounded away from
- · 14 zero.
 - 1 43. (Original) The processor of claim 40, wherein the arithmetic operation is a
 - 2 rounded averaging operation of two or four unsigned byte vectors.
 - 1 44. (Original) The processor of claim 40, wherein the arithmetic operation comprises
 - 2 performing a non-saturating fixed-point fractional multiplication operation with rounding
 - of a set of vector operands selected from signed half-word vectors, unsigned half-word
 - 4 vectors, signed word vectors and unsigned word vectors.
 - 1 45. (Currently Amended) The processor of claim [[40]]34, wherein the arithmetic
 - operation is an arithmetic right-shift operation on a vector operand by an immediate shift

- amount with rounding, wherein the vector operand comprises a signed byte vector, an
- 4 unsigned byte vector, a signed double word or an unsigned double word.
- 1 46. (Currently Amended) A system comprising:
- a memory; and
- a processor comprising
- a control register to store a rounding mode of a first instruction,
- 5 a functional unit, and
- a control unit to direct the functional unit to perform an arithmetic
- 7 function according to the rounding mode in response to a second instruction, wherein the
- 8 second instruction does not designate the rounding mode.
- 1 47. (Original) The system of claim 46, wherein the second instruction comprises a
- 2 rounded averaging operation.
- 1 48. (Original) The system of claim 46, wherein the second instruction comprises a
- 2 non-saturating fixed-point fractional multiplication operation with rounding of a set of
- 3 vector operands selected from signed half-word vectors, unsigned half-word vectors,
- 4 signed word vectors and unsigned word vectors.
- 1 49. (Original) The system of claim 46, wherein the second instruction comprises a
- 2 right-shift operation with rounding.
- 1 50. (Original) The system of claim 46, wherein the rounding mode is selected from
- 2 the group of rounding modes comprising:
- 3 rounding toward negative infinity;
- 4 rounding toward infinity;
- 5 rounding toward zero;
- 6 rounding away from zero;
- 7 rounding to a nearest integer, with a value of one-half being rounded toward
- 8 negative infinity;
- 9 rounding to a nearest integer, with a value of one-half being rounded toward
- 10 infinity;

	rounding to a magnest integer with a value of one helf heigh and delicated and	
11	rounding to a nearest integer, with a value of one-half being rounded toward zero;	
12	and	
13	rounding to a nearest integer, with a value of one-half being rounded away from	
14	zero.	
1	51. (Currently Amended) A system, comprising:	
2	a memory; and	
3	a control unit comprising a control register configured to store a representation of	
4	a selected rounding mode designated by a first instruction;	
5	at least one functional unit coupled to the control register;	
6	a fetch unit configured to receive a[[n]]second instruction from an instruction	
7	stream;	
8	a decode unit configured to decode the received second instruction; and	
9	a register file coupled to the plurality of functional units,	
0	the control unit configured to	
1	perform an arithmetic operation according to the second instruction,	
2	wherein the second instruction does not designate the rounding mode,	
3	add a rounding term to a result of the arithmetic operation to obtain an	
4	intermediate result, the rounding term determined at least in part as a function of the	
5	selected rounding mode[[,]]and a shift amount, and a sign of the result of the arithmetic	
6	operation,	
7	right-shift the intermediate result by the shift amount to generate a	
8	rounded result, and	
9	store the rounded result in the register file.	
1	52. (Currently Amended) The system of claim 51, wherein the processor is further	
2	configured to execute [[an]]the first instruction [[that]]to set[[s]] the rounding mode.	
1	53. (Currently Amended) The system of claim 52, wherein executing the <u>first</u>	
2	instruction comprises executing an instruction that sets a rounding mode selected from	
3	the group of rounding modes comprising:	
4	rounding toward negative infinity;	

- 5 rounding toward infinity;
- 6 rounding toward zero;
- 7 rounding away from zero;
- rounding to a nearest integer, with a value of one-half being rounded toward
- 9 negative infinity;
- rounding to a nearest integer, with a value of one-half being rounded toward
- 11 infinity;
- rounding to a nearest integer, with a value of one-half being rounded toward zero;
- 13 and
- rounding to a nearest integer, with a value of one-half being rounded away from
- 15 zero.
- 1 54. (Original) The system of claim 51, wherein the arithmetic operation is a rounded
- 2 averaging operation of two or four unsigned byte vectors.
- 1 55. (Original) The system of claim 51, wherein the arithmetic operation is a non-
- 2 saturating fixed-point fractional multiplication operation with rounding of a set of vector
- 3 operands selected from signed half-word vectors, unsigned half-word vectors, signed
- 4 word vectors and unsigned word vectors.
- 1 56. (Currently Amended) The system of claim [[51]]46, wherein the arithmetic operation
- 2 issecond instruction includes an arithmetic right-shift operation on a vector operand by an
- immediate shift amount with rounding, wherein the vector operand comprises a signed byte
- 4 vector, an unsigned byte vector, a signed double word or an unsigned double word.